Powerful processors embedded in complex data acquisition and control systems can support system design methods based on message transfer as a bus-independent means of communication.
tion.
The implications of this approach on FASTBUS interface and interconnect design, and on mixed-bus architectures, are discussed.
A Single Master Svstem
The CFI CERN FASTBUS Interface [1], (2] The passing of a message, then, is the function which the bus system must provide to the system software.
Further benefits arise in that message-passing is a function which is independent of the nature of the host, interface and processor modules involved. It is also independent of the particular bus used.
These portability aspects are particularly important in the heterogeneous environment at CERN.
The PALABRE (103 system designed by the OPAL collaboration is an example of an existing message-based system. This system originally ran over CAMAC, and is being ported into a VME environment.
Host Interface Implications
In the case of a multiprocessor system, the remote actions to be invoked will not always be executed by the host interface, but by yet more remote processors.
The host interface must therefore be able to pass on a message to or from a remote embedded processor transparent ly.
If speed allows the entire data acquisition system to be designed in terms of message passing, message handling becomes the prinicipal function of the host interface. This, incidentally, is an example of mixed FASTBUS access and computation.
The buffer may be in control or data space. It is faster, however, if the pointers and the buffer are in the same space, so as not to require disconnection and reconnection to the destination module.
Alerting the processor may be done in a number of ways, using CSR registers.
A FASTBUS interrupt message is a possibility, or simply a bit set operation. Now consider the problem of sending a message from a processor which only has a slave interface with FASTBUS.
In this case, the only option is to put the data into a data structure, or hardware FIFO, and raise the Service Request line.
Delivery of the message then has to wait for service by a suitable master. In this way, the logical passing of a message has occured, but in a slow and inefficient manner,
Hardware Techniques
Various hardware techniques could be used in a purpose-designed module to speed the message passing function. Data written into this port is automatically stored in the next place available in the allocated memory.
The sender is unaware of the physical address into which the data is being written.
A non-zero FASTBUS slave response may be used to indicate insufficient buffer space.
Error recovery procedures for such a "Uni-address" device are discussed in ( 
Summarv
The passing of a message is a useful primitive operation on which to base distributed system software, and provides portability.
If message transfer is used as block for multiprocessor system host interconnect must be capable ently forwarding messages.
